Archive — US — turtlesai
AMD Next-Gen Medusa Ridge (Zen 6) CPU: Base Model Will Have 12 Cores
AMD's next-generation Zen 6 'Medusa Ridge' CPUs, built on TSMC’s 3nm process, will feature 12, 24, and 32 cores with up to 128 MB L3 cache. This unified design enhances performance and maintains AM5 socket compatibility, benefiting desktop and upcoming server solutions. The architecture reflects AMD's focus on efficiency and versatility in multiple platforms.
Key points
- Zen 6 'Medusa Ridge' CPUs will come in 12, 24, and 32-core configurations.
- L3 cache sizes will range from 48 MB (12-core) to 128 MB (32-core), with increased cache density compared to Zen 5.
- Manufactured on TSMC's 3nm technology, enhancing energy efficiency and thermal performance.
- Unified 12-core CCD design allows for streamlined upgrades via AM5 socket compatibility.
- The architecture will expand to server (EPYC Venice) and mobile (Medusa Point and Medusa Halo) solutions.
Why it matters
- The rise of 3nm process technology is a key trend in the industry, aiming for better performance and lower energy consumption.
- AMD's consistent evolution in multi-core designs aligns with increasing demands in gaming and AI applications by 2025.
- The focus on compatibility with existing AM5 sockets illustrates a trend towards user-friendly upgrades in hardware.
The release of AMD's Zen 6 'Medusa Ridge' CPUs marks a significant step in processor technology, showcasing an increased core count and advanced manufacturing processes, reflecting AMD's strategy for efficiency and multi-platform applicability.